528 Rec'd PCT/PTO 12 SEP 2000

EXPRESS MAIL LABEL No	DATE
EK839857670US	12 SEPT 2000

TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35.U.S.C. 371

ATTORNEY'S DOCKET NO
A33475 PCTUSA

U.S. APPLICATION NO
09/623952

INTERNATIONAL APPLICATION NO	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED
PCT/IL99/00154	18 MARCH 1999	19 MARCH 1998

TITLE OF INVENTION
METHOD AND APPARATUS FOR CLOCK TIMING RECOVERY IN xDSL, PARTICULARLY VDSL MODEMS

APPLICANT(S) FOR DO/EO/US
Boaz Porat, Amnon Harpak, Shimon Peleg

Applicant herewith submits to the United States Designated /Elected Office (DO/EO/US) the following items and other information:

1. [x] This is a FIRST submission of items concerning a filing under 35 U.S.C. 371.
2. [ ] This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371.
3. [x] This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(f).
4. [ ] A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. [ ] A copy of the International Application as filed (35 U.S.C. 371(c)(2))
   a. [ ] is transmitted herewith (required only if not transmitted by the International Bureau).
   b. [ ] has been transmitted by the International Bureau.
   c. [ ] is not required, as the application was filed in the United States Receiving Office (RO/US).
6. [ ] A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. [ ] Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
   a. [ ] are transmitted herewith (required only if not transmitted by the International Bureau).
   b. [ ] have been transmitted by the International Bureau
   c. [ ] have not been made; however, the time limit for making such amendments has NOT expired.
   d. [ ] have not been made and will not be made.
8. [ ] A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. [ ] An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. [ ] A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

Items 11. to 16. below concern other document(s) or information included:

11. [ ] An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. [ ] An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. [x] A FIRST preliminary amendment.
    [ ] A SECOND or SUBSEQUENT preliminary amendment.
14. [ ] A substitute specification.
15. [ ] A change of power of attorney and/or address letter.
16. [x] Other items or information:

A copy of International Appln. WO 99/48219 (w/25 pages spec, 7 pages claims, 6 pages drawings)
International Search Report
Corrected International Preliminary Examination Report with amended sheets
PCT/RO/101
PCT/IB/308
PCT/IPEA/401
PCT/IB/306

INTERNATIONAL APPLICATION NO	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED
PCT/IL99/00154	18 MARCH 1999	19 MARCH 1998

17. [X] The following fees are submitted:

CALCULATIONS PTO USE ONLY

Basic National Fee (37 CFR 1.492(a)-(e)):

Neither international preliminary examination fee (37 CFR 1.482)

Nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO (1.492(a)(3)) $970.00

International preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO (1.492(a)(5) $840.00

International preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO(1.492(a)(2)) $690.00

International preliminary examination fee paid to USPTO (37 CFR 1.482) but all claims did not satisfy provisions of PCT Article 33(1)-(4) (1.492(a)(1)) $670.00

International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(1)-(4) ..... $ 96.00

ENTER APPROPRIATE BASIC FEE AMOUNT	=	$840.00
Surcharge of $130.00 for furnishing the oath or declaration later than [ ] **20** [ ] **30** months from the earliest claimed priority date (37 C.F.R. 1.492)(e)).		$

Claims	**Number Filed**	**Number Extra**	**Rate**	$
Total Claims	13 -20=		X $ 18.00	$
Independent Claims	2 -3=		X $ 78.00	$
Multiple dependent claim(s) (if applicable)			+ $260.00	$

TOTAL OF ABOVE CALCULATIONS	=	$840.00
Reduction by ½ for filing by small entity, if applicable. Verified Small Entity statement must also be filed. (Note 37 CFR 1.9, 1.27, 1.28).		$
SUBTOTAL	=	$840.00
Processing fee of $130.00 for furnishing the English translation later than [ ] **20** [ ] **30** months from the earliest claimed priority date (37 CFR 1.492(f)).	+	$
TOTAL NATIONAL FEE	=	$840.00
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). $40.00 per property	+	$
TOTAL FEES ENCLOSED	=	$840.00
	Amt. refunded	$
	charged	$

a. [X] A check in the amount of $ 840.00 to cover the above fees is enclosed.

b. [ ] Please charge our Deposit Account No. 02-4377 in amount of $___ to cover the above fees. A copy of this sheet is enclosed.

c. [X] The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 02-4377. A copy of this sheet is enclosed.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

BAKER BOTTS L.L.P.
30 Rockefeller Plaza
New York, New York 10112-4498

Signature Ronald B. Hildreth

September 12, 2000
Date

19,498
Registration No.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	:	Porat et al.
Serial No.	:	To be Assigned
Filed	:	To be Assigned
For	:	METHOD AND APPARATUS FOR CLOCK TIMING RECOVERY

PRELIMINARY AMENDMENT

Assistant Commissioner of Patents

Washington, D.C. 20231

Sir:

Preliminary to the examination of the above-identified application, please make the following amendment to the claims:

In the Claims:

Amend claim 1, line 1, delete "wiring" and insert --transmission medium--.

Amend claims 3 and 6, lines 1, delete "claims 1 and 2" and insert --claim 2-.

Amend claim 4, line 1, delete "any one of claims 1 to 3" and insert --claim 3-.

Amend claim 5, line 1, delete "claims 1 and 2" and insert --claim 1--.

Amend claim 7, line 1, delete "any one of claims 1 to 6" and insert --claim 2--.

Amend claim 9, line 1 delete "claim 1 to 6" and insert --claim 2--.

Amend claim 10, line 1 delete "1 and".

Cancel claim 11.

Amend claim 13, line 1, delete "(10)".

REMARKS

This amendment eliminates multiple dependency in the claims and puts claims 1-14, as amended, in better U.S. format. No new matter is introduced by this amendment.

Respectfully submitted,



Ronald B. Hildreth
Patent Office Reg. No. 19,498

Attorneys for Applicant
(212) 408-2544

Baker Botts L.L.P.
30 Rockefeller Plaza
New York NY 10112

METHOD AND APPARATUS FOR CLOCK TIMING RECOVERY IN XDSL, PARTICULARLY VDSL MODEMS

Field of the Invention

The present invention relates to digital data communication between two locations over the connecting wiring. More particularly, the invention relates to the use of Very High speed Digital Subscriber Loop (VDSL) modems for transferring data at high rates between two locations connected at least partially by conventional, twisted copper wires.

Background of the Invention

The art has devoted considerable attention to the problem of transmitting data in a high rate between users being at different locations. Such users, may be home Personal Computers (PCs), office desktop workstations, cable television broadcasting services, Local Area Networks (LANs) and others. In some applications users are connected to each other by modems (modulator-demodulator) which encode the digital data to be delivered from one point (user) to another point and transmit the encoded data through a data link which may be, for instance, an analog communication channel. Such data comprises voice, digital video movies and software data files.

Digital Subscriber Loops (DSLs) comprise several technologies for high data rates, e.g., Asymmetric Digital Subscriber Loops (ADSLs), High speed Digital Subscriber Loops (HDSLs) and Very High speed Digital Subscriber Loops (VDSLs). Generally, the whole family of DSLs is commonly known as XDSL. In some VDSL applications, like video

transmission, data should be transmitted in very fast rates, usually up to 12.96 Mb/Sec or even exceed 25.92 Mb/Sec.

Analog modems were developed to deal with data rates up to 33.6 Kb/Sec. This rate is unacceptable for many applications, e.g., picture transmission where pictures are constructed from large data files. Digital modems which are developed to work on leased copper lines between two locations can reach higher data rates, up to 64 Kb/s or even 128 Kb/s. However, this rate is still too low for many applications. Any transmission medium interferes with the transmitted data by adding noise, by attenuating its amplitude, and by changing its phase. Digital modems suffer from these phenomena, reducing their ability to receive data without errors. Errors are critical in digital modems.

LANs are very intensively used to connect users, usually in the range of a single building but in many cases the range is expanded to several buildings. Since in many cases it is desired to connect users being in different buildings to share same data base, it is generally desired to exploit for this purpose an existing PSTN twisted pair line, or preferably a leased line. Moreover, in many cases it is desired to make high rate data communication between two LANs, for example, LANs of two offices located in different cities a hundred miles or more away from one another.

There are known connections that can provide higher bandwidth than twisted pair copper lines, for example, 10/100-Base-T coaxial cables and fiber-optic lines. The copper lines between PABXs were already replaced by fiber-optic lines in most cases,

and have become standard. However, it is not foreseen that in the near future the twisted pair copper lines between the telephone end users and the PABXs be replaced, due to their huge number, and to the complexity of replacing them. Therefore, it is desirable to provide a much higher rate modem communication on the relatively narrow bandwidth twisted pair copper lines. Significant efforts are now put in order to develop higher rate modems, which are commonly called in the art, VDSL modems.

Basically, the conventional unshielded copper wire twisted pair was originally designed to provide a medium for voice transmission, and when it is used in telephone communication its bandwidth is confined by filters in its two ends to between 300 Hz to 3.4 KHz. In leased lines, a wider bandwidth is available, however the possible data rate is still limited by the fact that long lines introduce very large attenuation, especially in the higher range of the bandwidth, which exceeds 8 MHz in VDSL modem transmission. This relatively wide bandwidth is required to enable full duplex communication channel, utilizing the known Frequency Division Duplex (FDD). Moreover, telephone lines pass through switching exchanges conducted by the local telephone companies, and this may be a very noisy environment which disrupts the transmitted data.

Usually, digital XDSL modems utilize Quadrature Amplitude Modulation (QAM) techniques to encode data. In this technique, the transmitted information-carrying signal appears in pre-defined amplitude and phase states, each state representing a pre-determined number of bits, and is termed "a symbol". Conventional QAM techniques utilize 16 states (symbols) or 64 states. In case of 64-QAM, each symbol represents 6

bits. Therefore, for a desirable VDSL modem transmitting at a rate of 12.96 Mb/Sec, $2.16*10^6$ symbols have to be transmitted in each second. A one kilometer twisted pair line has a propagation delay (impulse response time) in the range of about 12 μSec, whereas each symbol duration is 0.463 μSec in the above case. Thus, the effective duration of the line impulse response is about 25 symbols. This long duration of the impulse response of the line leads to a severe Inter symbol Interference (ISI) which may result in a large errors at the receiving modem if cannot canceled, and practically limits the data rate.

The communication between two XDSL modems is carried out while one modem is the transmitter (master) and the other is the receiver (slave). Data directed to the slave modem are termed "downstream" while the data directed to the master modem are termed "upstream". Communication between the two modems requires synchronization between their timing clocks. Proper operation of XDSL systems requires almost perfect synchronization between master and slave clocks, which means that they must work at the same frequency. Any constant frequency offset leads to a constant growing phase error which may lead to mismatch between the number of transmitted and received symbols per time unit, which is unacceptable. Different clocks always have somewhat different frequencies due to manufacturing tolerances, aging (changes in their component characteristics versus time), temperature variations, power supply tolerances, random noise deviations, etc. Therefore, synchronization means are required in the slave modem to recover the master clock frequency (timing) from the transmitted symbols, together with a correction apparatus to lock the slave clock frequency to the master clock frequency.

One known method for synchronization between receiving and transmitting modem clocks is performed by the transmission of a pilot tone from the master modem to the slave modem. However, in case of pilot tone transmission the energy is concentrated in a single frequency, violating the Power Spectral Density (PSD) constraints and interfering with other systems operating in the same frequency range. It is generally desirable that the power of the synchronizing signal will be distributed on a wide frequency band, but usually these signals are not periodic. Therefore, using distributed power signals for synchronization of XDSL systems is problematic.

Considering the aforementioned problems, an XDSL system is required to synchronize in "blind" mode, which means operating in a very noisy environment when initially there is no information about the transmitted symbols at the receiving modem. This mechanism is known as Blind Timing Recovery (BTR). It is characterized by the fact that all symbols have equal probabilities and some or most of them are attenuated, resulting in a very bad Signal to Noise Ratio (SNR) and/or being received with a random phase-shift and with high additive noise. BTR algorithms face significant difficulties when trying to reconstruct the master clock. Thus, an effective error correction mechanism is required, without reducing the data rates.

Several suggested solutions for BTR have been proposed. "Passband Timing Recovery in an All-Digital modem receiver" by D. Godard, IEEE Transactions on Communications, Vol. COM-26, No. 5, 1978, p.p. 517-523, the disclosure of which is incorporated herein by reference describes a method of performing BTR. However, this

reference does not provide a mathematical proof, or show any means for carrying it out.

An effort to carry out Godard's method is discussed in "Joint Blind Equalization, Carrier Recovery, and Timing Recovery for High Order QAM Signal Constellation", IEEE Transactions on Signal Processing, Vol. 40, No. 6, 1992, p.p. 1383-1398 the disclosure of which is also incorporated herein by reference. This reference describes means for performing BTR by applying a complicated algorithm, based on Godard's theory. Particularly, these means require complicated hardware having extremely high processing power.

It is an object of the present invention to provide a synchronization method useful for fast bi-directional data transmission , between xDSL modems over conventional unshielded copper or the like wiring, for example connecting LANs.

It is another object of the present invention to provide a simple fast method for accurately recovering the clock frequency of the transmitting xDSL modem at the receiving modem, without the need of a predetermined training sequence.

It is a further object of the invention to provide a method for fast synchronization of the receiving xDSL modem clock to the transmitting xDSL modem clock, while operating in blind mode

It is still another object of the invention to provide adaptive, fast converging error correction apparatus for carrying out the method of the invention.

Other objects and advantages of the invention will become apparent as the description proceeds.

SUMMARY OF THE INVENTION

The invention is directed to a method for fast timing recovery of transmitted data between two xDSL modems, said data is transferred trough a noisy, high loss, high distortion wiring, comprising the steps of:

a) Providing a master xDSL modem, synchronized by its own timing clock, for data transmission to a second slave xDSL modem;

b) Providing a second slave xDSL modem, synchronized by its own timing clock, for data reception from said master xDSL modem;

c) Providing a communication wiring connecting said master modem to said slave modem;

d) Encoding and transmitting the desired data as a sequence of symbols to the slave modem using pre-determined QAM states;

e) Receiving the transmitted symbols at the slave receiver (demodulator);

f) Sampling the received signal;

g) Splitting the sampled data to in-phase (I) and quadrature (Q) channels;

h) Filtering each channels of step g) above with digital low-pass filters, said filters being matched to the transmitting filters at the master modem;

i) Turning the master clock timing recovery into blind mode, by the steps of:

(1) Sampling the filtered I and Q outputs at twice the symbol rate;

(2) Extracting the lower and upper band edge components by modulating each of

the sampled sequence of I and Q outputs of step (1) above with two discrete time sequences: $\begin{matrix}\cos(0.5\pi n)=\ldots,1,0,-1,0,\ldots \\ \sin(0.5\pi n)=\ldots,0,1,0,-1,\ldots\end{matrix}$;

(3) Filtering the four resulting products with four first order low-pass filters and re-sampling the results at the symbol rate;

(4) Computing the real and imaginary parts of the spectral line vector using the products of step (3) above;

(5) Filtering both the real and the imaginary parts of step (4) above, using another first order low-pass filter;

(6) Normalizing the magnitude of the spectral line vector to unity using a suitable automatic gain control circuitry;

(7) Extracting the phase of the spectral line vector from the normalized imaginary part of step (6) above;

(8) Feeding the sampled imaginary part of step (7) above as a phase-error signal to a controller of a phase-locked loop (PLL), said PLL utilizing a frequency controlled clock oscillator, the frequency of which is tuned to track the frequency of the incoming symbols (the master modem clock frequency);

(9) Converting the digital control word to analog control voltage supplied to the tracking oscillator of step (8) above, using a Digital to Analog Converter (DAC); and

(10) Using a secondary accumulator to correct the control word supplied to the DAC of step (9) above;

j) Feeding the I and Q filtered outputs to a complex linear equalizer for coarse phase and amplitude error correction;

k) Computing the symbol state data decisions using a slicer circuitry;

l) Fine equalization of the channel distortions by feeding the I and Q outputs of the slicer to a decision feedback equalizer, the outputs of which are extracted from the slicer I and Q inputs, respectively;

m) Computing the extracted symbols error rate at the slicer outputs; and

n) After the error probability decreases to a given Bit Error Rate (BER), switching from blind mode timing recovery to data directed timing recovery mode.

According to a preferred embodiment of the invention the transmission medium is a pair of copper wires, which may be a telephone line. High data rates may be transmitted on relatively long conventional telephone lines, occupying corresponding frequency bands. The timing oscillator of the receiving modem may be a Voltage-Controlled Crystal Oscillator (VCXO), utilized by a phase-locked loop.

According to a preferred embodiment of the invention, blind timing recovery is achieved using a reduced constellation that includes only equal amplitude symbols. This reduced constellation simplifies and accelerates the equalizing process. Error correction process is performed to control the frequency of the PLL tracking oscillator. The error signal produces a digital correction signal which is converted to an analog control signal by a simple Digital to Analog Converter (DAC). Additional secondary accumulator circuitry is utilized to correct the input word to the DAC to attenuate frequency jitter, comprising the steps of:

a) Rounding the double precision control signal;

b) Generating an error signal between the double precision value and the rounded value;

c) Accumulating the error signal in a secondary accumulator;

d) Adding the error signal to the output signal of the secondary accumulator;

e) Comparing the result of step d) above with half the value of the DAC's Least Significant Bit (LSB);

f) Compensating the rounded value according to the result of step e) above by the steps of:

(1) Adding the value of the DAC's LSB to the accumulator output, if the output value is larger than half the value of the DAC's LSB; or

(2) Subtracting the value of the DAC's LSB from the accumulator output, if the output value is smaller than half the value of the DAC's LSB;

Using this a simple DAC together with the digital compensation circuitry simplifies and reduces the cost of the control circuitry, and still maintains a stable, accurate control voltage to the VCXO.

Brief Description of the Figures

The above and other characteristics and advantages of the invention will be better understood through the following detailed description of preferred embodiments thereof, with reference to the appended figures, wherein:

Fig. 1 schematically illustrates a full duplex data communication channel between master and slave xDSL modems;

- Fig. 2A is a graph of typical frequency bands occupied by VDSL transmission;

Fig. 2B is a graph of the attenuation of a typical copper wire communication line;

Fig. 3 is a graph of the Impulse-Response (IR) of the communication line of Fig. 2B;

- Fig. 4 illustrates a 16 QAM generation and the resulting 16 state constellation;
- Fig. 5A is a block diagram of the demodulator of the slave modem;
- Fig. 5B is a block diagram of a first order low-pass filter of Fig. 5A;
- Fig. 6 schematically illustrates the output decisions of the slicer of Fig. 5A;
- Fig. 7 is a block diagram of the controller of Fig. 5A; and

Fig. 8 schematically illustrates the phase shift of a 16 QAM constellation resulting from frequency mismatch between master and slave modems clock.

Detailed Description of Preferred Embodiments

Fig. 1 illustrates a full duplex data communication channel between master and slave xDSL modems, using standard telephone line made from copper wires pair. A timing clock 4, which may be supplied by the local telephone system or by a Synchronous Digital Hierarchy (SDH) system, drives the master modem to transmit data (symbols) downstream to the slave modem 2. The slave modem is driven by another clock 5, which is a part of the slave's demodulator 3. Clock 5 should be synchronized to clock 4 since the clock defines the difference between symbols. After synchronization, clock 5 times the downstream symbol reception and upstream symbol transmission to the master modem.

The frequency spectrum of an XDSL channel utilizes two separated frequency bands using Frequency Division Duplex (FDD) as shown in Fig. 2A. The first band 6 occupies the range from 0.9 MHz to 3.5 MHz and is used for down-stream transmission, whereas the second band 7, occupies the range from 4 to 7.9 MHz and is used for up-stream transmission. A 500 KHz Guard-Band (GB) 8 remains unused (by XDSL systems) due to amateur radio interference constraints.

Fig. 2B shows the attenuation of typical copper lines for common diameters (0.35, 0.4, 0.5, and 0.6 mm). From the figure, it can be seen that a typical, 100 m long, telephone line with 0.4 mm copper wire diameter has large attenuation characteristics with sharp attenuation from low to high frequencies. Thus, transmitted symbols propagating along a 1 Km long line reach the slave modems with power attenuation of up to 50 dB. Moreover the line causes a substantial shift of the symbols phase. In addition, since the line passes through switching junctions and other telephone service paths, a lot of noise and cross-talk are added to the attenuated symbols. All these factors distort the amplitude and phase characteristics of the transmitted symbols, making the task of their timing recovery very complicated.

The attenuation of the line is smaller at the downstream band. Therefore, the BTR process at the slave modem can work with a better SNR than by working on the upstream data. By the SNR consideration, downstream data is encoded with 64-state QAM whereas upstream data is encoded with only 16-state QAM. Basically, 16 QAM has better noise immunity than 64 QAM, but wider bandwidth.

Fig. 3 is a graph of the Impulse-Response (IR) of a 1 Km long line. The IR of a system represents the output of the system when applying a unit sample $\delta(n)$ at the input. It is seen that the IR lasts a time period equal to the duration of 25 symbols. Thus, large errors may occur at the slave modem. In addition, fast data rates require extremely fast processing speeds, which limits the complexity of the BTR that may be used.

Fig. 4 illustrates a 16 QAM generation and the resulting state constellation. Two carriers $V*\cos(\omega_0 t)$ and $V*\sin(\omega_0 t)$, shifted by 90°, forming an In-phase channel (I-channel) and Quadrature channel (Q-channel) respectively, are modulated by two information signals S_I and S_Q respectively. Each signal S_I or S_Q assume four values: ±1 and ±3. I and Q channels are summed forming a 16 state QAM signal. These 16 states are distinguishable by their amplitude/phase combinations as illustrated in the constellation diagram in the complex plain. Each state is a vector (symbol) which is the sum of two vectors, I and Q. Since each of S_I and S_Q have four different amplitudes, each may represent four different logic combinations (00, 01, 10, 11). Thus, summations of their respective modulated carriers provide 16 different vectors (symbols), representing 16 logic combinations (0000, 0001, 0010,.....,1111).

Fig. 5A is a block diagram of the demodulator of the slave modem. Symbols are sampled and converted to a digital form by an Analog to Digital (A/D) converter 10. The samples are fed into two multipliers 11 and 12, which are phase-shifted by 90°, forming the I and Q channels. These I and Q channels are filtered by Low Pass Filters (LPF) 13 and 14, respectively. These filters (commonly known as "Nyquist Filters") are

identical, and similar filters exist in the master modem to give it a raised cosine shape. An excess bandwidth of approximately 20% results in these filters.

The filtered I and Q channels are fed into a complex Linear Equalizer (LEQ) 5, which functions as an adaptive filter for a coarse error correction mechanism. LEQ 5 is able to correct both amplitude and phase errors caused by the line. LEQ 5 feeds both I and Q corrections to a slicer 18, which provides a decision for any received symbol in order to classify each symbol to one of the ideal QAM states. The outputs from the slicer 18 are reconstructed symbols, which are fed back into the complex Decision Feedback Equalizer (DFE) 17, via the adder 16, into the slicer 18. The DFE provides an additional fine error correction mechanism which is adaptive according to the resulting errors from the slicer.

Fig. 6 illustrates the output of the slicer 18. The slicer 18 slices the I-Q complex plain to 16 identical squares. For each equalized (by LEQ 15) symbol that falls into one of these squares, a decision is taken to associate it to one of the states. In practice, each received symbol appears with an error in its amplitude as well as in its phase. As a result, all symbols that are associated with a state form a "cluster" around their state. Each DFE reads the errors (distance from the theoretical state) of each symbol, processing the information to predict a better correction step and feeds an input back to the slicer to reduce the error at the next symbol.

Looking back at Fig. 5A, a Timing Recovery Loop (TRL) 40 samples the information of both I and Q channels filtered by LPF 13 and 14 respectively, and provides an error

signal e(n) which is fed to controller 29. The controller accepts the error signal and provides a correcting control voltage (in a direction that reduces the error signal) to a Voltage Controlled Crystal Oscillator (VCXO) 30 that determines the sampling rate of the incoming symbols. This sampling rate should follow the incoming symbol rate (synchronization) and therefore, the TRL 40 together with controller 29 and VCXO 30 are essentially a Phase-Locked Loop (PLL).

TRL 40 may function in two possible modes. The first mode is a blind mode which operates first, until the symbol error rate at the output of the slicer 18 is better than 10^{-3} or any other desired error-rate. After the desired error rate is obtained, the TRL switches to Decision Directed Timing Recovery (DDTR) mode, which is relatively simple and widely used in modems.

Generally, PLLs operate as Frequency Modulation (FM) demodulators. In this case, the frequency of the VCXO should follow the frequency of the master modem clock (incoming symbol rate). A PLL is used to lock the frequency of the timing clock of the slave to that of the master. Any change in the master clock frequency (FM), causes TRL 40 to generate an error signal and the controller reacts by forcing the control voltage of the VCXO to change its frequency to the new frequency. Thus, the VCXO control voltage detects the frequency changes of the master modem clock.

For a simpler and easier understanding of loop operation, a mathematical representation of the VCXO operation is provided below. The VCXO, which is the plant of the control loop, can be mathematically represented as an integrator, because its phase is

proportional to the integral of the frequency and the control voltage of the VCXO determines the instantaneous frequency. Mathematically:

$$v_{vcxo}(t) = \sin[2\pi K_{vcxo} \int c(t)dt] \qquad \textbf{[Eq. 1]}$$

where c(t) is the VCXO control voltage, $v_{vcxo}(t)$ is the VCXO output voltage, and K_{vcxo} is a proportionality constant.

The critical parameter of the VCXO is its instantaneous phase, which is given by:

$$\phi(t) = 2\pi K_{vcxo} \int c(t)dt \qquad \textbf{[Eq. 2]}$$

If $\phi_{in}(t)$ denotes the phase of the incoming signal, then the output of the TRL 40 (which functions as an error signal generator) is given by:

$$e(t) = \sin[\phi_{in}(t) - \phi(t)] \qquad \textbf{[Eq. 3]}$$

Here, the phase error is small and the approximation $\sin x \approx x$ may be used. Hence, the phase error is given by $e(t) \approx \phi_{in}(t) - \phi(t)$ and both the VCXO 30 and the error signal generator are considered as Linear Time Invariant (LTI) systems. Therefore, the controller 29 may also be LTI.

The mathematical description of the above and of the following functions of the loop utilizes both continuous and discrete time analysis, for the sake of convenience. Since digital processing techniques are implemented, a sampling time interval T_0 of the incoming signals is defined, enables normalizing frequencies to the sampling frequency $1/T_0$ and expressing phase in terms of periods. Using the well known Laplace Transform (LT) for transforming time presentation of signals to s domain presentation ($s = \sigma + j\omega$,

where $j^2 = -1$), the transfer function of the VCXO is given by:

$$G(s) = \frac{2\pi K_{vcxo}}{s}. \qquad \text{[Eq. 4]}$$

Fig. 7 is a block diagram of the controller, comprising two functional blocks: an LPF 50, which attenuates the additive noise of the error signal e(t) and a proportional/integral controller 51, which provides a correction voltage proportional to the frequency offset between the VCXO and the master modem clock, reducing the steady state phase error to zero. In addition, an integrative controller smoothes the transition of the TRL from blind mode to DDTR mode. The expression of the controller transfer function in the s domain is given by:

$$H(s) = \frac{\omega_0}{2\pi K_{vcxo}} \cdot \frac{s + (\omega_0 / r)}{s} \cdot \frac{1}{1 + (s / \omega_0 r)}. \qquad \text{[Eq. 5]}$$

where ω_0 is the loop cutoff frequency (the maximum frequency error that the loop is able to track) and r is the loop damping factor (an indication of the loop reaction and stability). The first expression of H(s) stands for constant gain, the second for proportional/integral part of the controller, and the last one stands for LPF. At the cutoff frequency ω_0, the magnitude of the open loop transfer function is given by (for $s = j\omega_0$):

$$| G(j\omega_0) H(j\omega_0) | = 1 \qquad \text{[Eq. 6]}$$

The denominator (known as the characteristic polynomial) of the loop transfer function G(s) H(s) is given by:

$$P(s) = s^3 + \omega_0 r s^2 + \omega_0^2 r s + \omega_0^3. \qquad \text{[Eq. 7]}$$

this cubic polynomial has one real root and two complex conjugate roots, which determine the damping factor r of the loop. For $r < 1$ the loop is unstable (oscillatory)

and for $r \geq 3$ the loop is overdamped.

According to another preferred embodiment of the present invention, r is chosen to be r = 2.8. Since the loop is a PLL, there is a maximum frequency offset Δf_{max} between the master modem clock and the VCXO for which the loop can achieve locking. According to a preferred embodiment of the present invention, ω_0 is chosen to satisfy the condition $\omega_0 \geq 2\pi\Delta f_{max}$ to enable locking.

Rearranging the expression for H(s) a product of two factors gives:

$H(s) = H_1(s)\, H_2(s)$, or

$$H(s) := \frac{1}{1 + \frac{s}{\omega_0 \cdot r}} \cdot \left(K_1 + \frac{K_2}{s}\right) \qquad \text{[Eq. 8]}$$

where

$$K_1 := \frac{\omega_0}{2 \cdot \pi \cdot K_{vcxo}} \qquad \text{[Eq. 9]}$$

$$K_2 := K_1 \cdot \frac{\omega_0}{r} \qquad \text{[Eq. 10]}$$

According to a preferred embodiment of the present invention, K_{vco} is chosen to be $K_{vco} = \Delta f_{max}$. This means that a unity control signal supplied to the VCXO is able to shift its frequency by Δf_{max}.

According another preferred embodiment of the present invention, ω_0 is chosen to be:

$$\omega_0 = 2\pi\beta\Delta f_{\max} \qquad \textbf{[Eq. 11]}$$

where $1 \le \beta \le 2$. Hence, under the above selected conditions K_1 and K_2 are given by:

$$K_1 = \beta \qquad \textbf{[Eq. 12]}$$

$$K_2 = \frac{2\pi\beta\Delta f_{\max}}{r} \qquad \textbf{[Eq. 13]}$$

After the analysis of the controller has been done in s domain, a digital implementation of the LPF $H_1(s)$ and the proportional/integrative controller $H_2(s)$ is done using the well known Z transform. Applying the Z transform on the LPF transfer function $H_1(s)$, the expression in z domain is given by:

$$H_1(z) = \frac{a}{1-(1-a)z^{-1}}, \quad \text{where } a = \omega_0 r. \qquad \textbf{[Eq. 14]}$$

The above expression is a good approximation to perfect discretization of $H_1(z)$, since the loop bandwidth is very small compared with the symbol rate. Thus , $\omega_0 r \ll 1$ and the difference equation related to $H_1(z)$ is given by:

u[k] = u[k-1] +a $\cdot$ (e[k]-u[k-1]) where e[k] and u[k] are the input and output signals of the LPF, respectively. Since a is very small, the output u[k] is accumulated in double precision.

Applying the Z transform on the proportional/integral controller transfer function $H_2(s)$, the expression in z domain is given by:

$$H_2(z) = K_1 + \frac{K_2}{1-z^{-1}}. \qquad \textbf{[Eq. 15]}$$

The difference equation related to $H_2(z)$ is given by:

$$y[k] = y[k-1] + (K_2/K_1)\, u[k] \qquad \textbf{[Eq. 16]}$$

$$c[k] = (K_1)\,(u[k]+y[k]) \qquad \textbf{[Eq. 17]}$$

where u[k] is the output signal from the LPF, y[k] is the state variable of the proportional/integral controller, and c[k] is the output of the controller (control signal to the VCXO). In this case $K_1 = 1$ and since K_2 is very small, the output y[k] is accumulated in double precision.

According to a preferred embodiment of the present invention, an 8 bit Digital to Analog Converter (DAC) 31, is used to generate the control signal for the VCXO, for an accurate, simple, cost-effective implementation. This requires rounding of c[k] to be a relatively short number, which results in an unacceptable operation of the loop. The problem is overcome by a method based on the addition of a dither to the control signal c[k], the duty-cycle of which is determined by the rounding error, comprising the following steps:

1) Defining an error $\tilde{c}[k] = c[k] - \hat{c}[k]$ between the double precision value $c[k]$ and its rounded value $\hat{c}[k]$.

2) Adding the error $\tilde{c}[k]$ to a secondary accumulator (integrator) with output $x[k]$. Hence, its output is given by:

$$x[k] = x[k-1] + \tilde{c}[k]. \qquad \textbf{[Eq. 18]}$$

3) Correcting the rounded value of $\hat{c}[k]$ according to the value of $x[k]$. If the Least Significant Bit (LSB) of the DAC is b, the correction is given by:

$$\begin{aligned} &x[k] > 0.5b \;\Rightarrow\; \hat{c}[k] = \hat{c}[k] + b,\; x[k] = x[k] - b, \\ &x[k] < -0.5b \;\Rightarrow\; \hat{c}[k] = \hat{c}[k] - b,\; x[k] = x[k] + b. \end{aligned} \qquad \textbf{[Eq. 19]}$$

$x[k]$ accumulates the error $\hat{e}[k]$. If $x[k]$ becomes larger than $0.5b$, b is added to $\hat{e}[k]$ (compensation) and subtracted from $x[k]$ (for new error accumulation). If $x[k]$ becomes smaller than $-0.5b$, b is subtracted from $\hat{e}[k]$ and added to $x[k]$.

By using this mechanism, a very accurate control of the VCXO (which is critical to proper operation of the loop) is obtained with no need for a complex, expensive DAC. Correction is calculated continuously, and the control voltage to the VCXO is updated at the right timing, so as to obtain an accurate phase. Moreover, intensive digital implementation improves the temperature stability and power consumption of the VCXO control circuitry.

According to a preferred embodiment of the present invention, the method for BTR and error signal generation in blind mode employs a modification of Band-Edge Timing Recovery (BETR) method. Looking back at Fig. 5A, an algorithm for extracting the TRL phase error is described:

1) The incoming signal is sampled, demodulated, passes filters 13 and 14 and the resulting complex (I and Q) signal is fed to TRL 40. The resulting complex signal is given by:

$$z_r[n]+jz_i[n] \qquad \textbf{[Eq. 20]}$$

2) This signal has bandwidth from $-0.5(1+\alpha)f_b$ to $0.5(1+\alpha)f_b$, where f_b is the symbol rate and α is the bandwidth excess ratio. Therefore, the two band-edge components (base-band components at upper and lower frequencies) spectral lines can be recovered

by multiplying the demodulated complex signal z[n] by $\exp(j\pi f_b t)$ and $\exp(-j\pi f_b t)$.

According to a preferred embodiment of the invention, the sampling rate in blind mode is done at twice the symbol rate f_b. This method is known as Fractional Spaced Equalization (FSE), which is utilized for reducing the line amplitude and delay distortions appearing when the signal is sampled at the symbol rate.

Since the sampling frequency is $2f_b$, the signal is multiplied by the discrete-time sequences $\exp(j0.5\pi n)$ and $\exp(-j0.5\pi n)$. These sequences are very simple since the only possible values are 1, j, -1, $-j$. Therefore, the band-edge components can be formed without any multiplication, which is one of the main advantages of the present invention. The lower band edge component is given by:

$$\lambda_r[n]+j\lambda_i[n] \qquad \textbf{[Eq. 21]}$$

The upper band edge component is given by:

$$\mu_r[n]+j\mu_i[n] \qquad \textbf{[Eq. 22]}$$

where

$$\begin{aligned}
&\lambda_r[n]=z_r[n]\cos(0.5\pi n)-z_i[n]\sin(0.5\pi n),\\
&\lambda_i[n]=z_i[n]\cos(0.5\pi n)+z_r[n]\sin(0.5\pi n),\\
&\mu_r[n]=z_r[n]\cos(0.5\pi n)+z_i[n]\sin(0.5\pi n),\\
&\mu_i[n]=z_i[n]\cos(0.5\pi n)-z_r[n]\sin(0.5\pi n),
\end{aligned}
\qquad
\begin{aligned}
&\cos(0.5\pi n)=\ldots,1,0,-1,0,\ldots\\
&\sin(0.5\pi n)=\ldots,0,1,0,-1,\ldots
\end{aligned}
\qquad \textbf{[Eq. 23]}$$

Each of the components $\lambda_r[n]$, $\lambda_i[n]$, $\mu_r[n]$, $\mu_i[n]$ is filtered by LPF 21, 22, 23 and 24 respectively, forming a set of filtered values: $\overline{\lambda}_r[n]$, $\overline{\lambda}_i[n]$, $\overline{\mu}_r[n]$, $\overline{\mu}_i[n]$.

These values are multiplied and summed by the spectral line computer 25, and then

filtered again by LPF 26 and 27 respectively, in a way forming the I and Q component of the desired spectral line vector v[n]. Hence, the components of the spectral line vector $v[n] = v_r[n] + jv_i[n]$ are given by:

$$v_r[n] = \overline{\lambda}_r[n]\overline{\mu}_r[n] + \overline{\lambda}_i[n]\overline{\mu}_i[n],$$
$$v_i[n] = \overline{\lambda}_i[n]\overline{\mu}_r[n] - \overline{\lambda}_r[n]\overline{\mu}_i[n]. \qquad \textbf{[Eq. 24]}$$

The phase of the spectral line vector is given by:

$$\tan^{-1}(v_i[n]/v_r[n]) \qquad \textbf{[Eq. 25]}$$

Since the phase error is small, the approximations $x \approx \sin x \approx tgx$ and $e(t) \approx \sin[\phi_{in}(t) - \phi(t)] \approx \phi_{in}(t) - \phi(t)$ may be used. Therefore, the phase error of the timing loop is proportional to $v_i[n]$. The proportionality factor is a function of the signal amplitude which may vary. Therefore, $v[n] = v_r[n] + jv_i[n]$ is fed to an amplitude normalizer 28, which normalizes the magnitude of $v_r[n] + jv_i[n]$ to be 1. This normalization is achieved by a widely used Automatic Gain Control (AGC) circuitry. After normalization, the normalized imaginary part of the spectral line, which is the required error signal of the loop, is sampled again at the symbol rate f_b, and fed to the controller 29 to lock the loop. From this point, blind equalization is performed until symbol error rate of less than 10^{-3} (or any other desired error rate) is achieved. Using the preferred embodiment of the present invention described above, blind equalization is accomplished in less than 0.1 Sec.

All the LPFs of TRL 40 are first-order Infinite Impulse Response (IIR) filters. Fig. 5B is a block-diagram of this filter, and its mathematical representation is given at Eq. 14 above. Going back to the Z domain, the output $Y(z)$ is multiplied by $(1-a)$, time shifted by T, and added to the input $X(z)$ multiplied by a. According to the invention, a is

selected to be $a = 2^{-k}$ (k is an integer), leading to the filter's difference equation:

$$y[n] = y[n\text{-}1] + 2^{-k}*(x[n]\text{-}y[n\text{-}1]) \qquad \textbf{[Eq. 26]}$$

Since 2^{-k} is equivalent to a time-shift k, each LPF may be realized with no need for any multiplication.

According to a preferred embodiment of the present invention, a reduced constellation is transmitted by the master modem for the blind mode operation. This reduced constellation comprises only four symbols, each having the same amplitude. This method simplifies the equalization during blind mode, since the symbols differ from each other only in their phase. After equalization using reduced constellation, the line characteristics has been "extracted" and full constellation is started.

After blind equalization, the slave modem switches to the well known DDTR mode, as mentioned above. The operation of this mode is illustrated in Fig. 8, in which a 16 QAM constellation is presented. If there is any offset between the clock frequencies of the master and slave modems, phase error is generated, shifting the phase of any symbol in time. This shift is illustrated by arrows pointing towards the shifting direction of the phase. These phase shifts are detected by measuring the deviations of pre-detected symbols to from their post-detected symbols, and as a result the loop is adjusted to shift the VCXO frequency to the direction that minimizes the clusters that are generated around each state of the constellation. Since blind equalization has been already implemented, these clusters are relatively small, and the DDTR mode is utilized to maintain only fine corrections.

All the above description and examples have been provided for the purpose of illustration, and are not intended to limit the invention any way. Many modifications and additional operations can be effected in the method, and many different hardware elements, wiring and components can be used, all without exceeding the scope of the invention.

Claims

1. A method for the fast, timing recovery of transmitted data between two xDSL modems, said data is transferred along a noisy, high loss, high distortion wiring, characterized by that data received at the slave modem as a sequence of symbols, is sampled at the symbol rate, converted to digital form, said sampled data been split to In-phase (I) and Quadrature (Q) channels, filtered with a digital Low-Pass Filter (LPF), sampled again at twice the symbol rate, and modulated each with the two discrete-time sequences

$$\cos(0.5\pi n) = \ldots,1,0,-1,0,\ldots$$
$$\sin(0.5\pi n) = \ldots,0,1,0,-1,\ldots$$

2. A method according to claim 1, comprising the steps of:

a) Providing a master xDSL modem, synchronized by its own timing clock, for data transmission to a second slave xDSL modem;

b) Providing a second slave xDSL modem, synchronized by its own timing clock, for data reception from said master xDSL modem;

c) Providing a communication wiring connecting said master modem to said slave modem;

d) Encoding and transmitting the desired data as a sequence of symbols to the slave modem using pre-determined QAM states;

e) Receiving the transmitted symbols at the slave receiver (demodulator);

f) Sampling the received signal;

g) Splitting the sampled data to in-phase (I) and quadrature (Q) channels;

h) Filtering each channels of step g) above with digital low-pass filters, said filters

being matched to the transmitting filters at the master modem;

i) Turning the master clock timing recovery into blind mode, by the steps of:

(1) Sampling the filtered I and Q outputs at twice the symbol rate;

(2) Extracting the lower and upper band edge components by modulating each of the sampled sequence of I and Q outputs of step (1) above with two discrete time sequences: $\cos(0.5\pi n) = \ldots,1,0,-1,0,\ldots$ $\sin(0.5\pi n) = \ldots,0,1,0,-1,\ldots$;

(3) Filtering the four resulting products with four first order low-pass filters and re-sampling the results at the symbol rate;

(4) Computing the real and imaginary parts of the spectral line vector using the products of step (3) above;

(5) Filtering both the real and the imaginary parts of step (4) above, using another first order low-pass filter;

(6) Normalizing the magnitude of the spectral line vector to unity using a suitable automatic gain control circuitry;

(7) Extracting the phase of the spectral line vector from the normalized imaginary part of step (6) above;

(8) Feeding the sampled imaginary part of step (7) above as a phase-error signal to a controller of a phase-locked loop (PLL), said PLL utilizing a frequency controlled clock oscillator, the frequency of which is tuned to track the frequency of the incoming symbols (the master modem clock frequency);

(9) Converting the digital control word to analog control voltage supplied to the tracking oscillator of step (8) above, using a Digital to Analog Converter (DAC); and

(10) Using a secondary accumulator to correct the control word supplied to the DAC of step (9) above;

j) Feeding the I and Q filtered outputs to a complex linear equalizer for coarse phase and amplitude error correction;

k) Computing the symbol state data decisions using a slicer circuitry;

l) Fine equalization of the channel distortions by feeding the I and Q outputs of the slicer to a decision feedback equalizer, the outputs of which are extracted from the slicer I and Q inputs, respectively;

m) Computing the extracted symbols error rate at the slicer outputs; and

n) After the error probability decreases to a given BER, switching from blind mode timing recovery to data directed timing recovery mode.

3. A method according to claims 1 and 2, wherein the transmission medium is a pair of copper wires.

4. A method according to any one of claims 1 to 3, wherein the pair of copper wires is a telephone line.

5. A method according to claims 1 and 2 wherein the sampling rate is more than twice the symbol rate.

6. A method according to claims 1 and 2, wherein the timing oscillator utilized by the phase-locked loop is a Voltage-Controlled Crystal Oscillator (VCXO) or the like suitable clock oscillator.

7. A method according to any one of claims 1 to 6, wherein the blind timing recovery is achieved using a reduced constellation.

8. A method according to claim 7, wherein the reduced constellation comprises only equal amplitude symbols.

9. A method according to claim 1 to 6, wherein the blind timing recovery is achieved using full constellation.

10. A method according to claim 1 and 2, wherein the control signal of the PLL tracking oscillator is provided accurately and converted using an up to 8 bit Digital to Analog Converter (DAC) means, comprising the steps of:

a) Rounding the double precision control signal;

b) Generating an error signal between the double precision value and the rounded value;

c) Accumulating the error signal in a secondary accumulator;

d) Adding the error signal to the output signal of the secondary accumulator;

e) Comparing the result of step d) above with half the value of the DAC's LSB;

f) Compensating the rounded value according to the result of step e) above by the steps of:

(1) Adding the value of the DAC's LSB to the accumulator output, if the output value is larger than half the value of the DAC's LSB;or

(2) Subtracting the value of the DAC's LSB from the accumulator output, if the output value is smaller than half the value of the DAC's LSB.

11. A method according to any one of claims 1 to 10, substantially as described and illustrated.

12. An xDSL modem for fast timing recovery of received data, said data transmitted between two xDSL modems and transferred trough a noisy, high loss, high distortion wiring, comprising:

a) Circuitry for receiving the transmitted symbols at the slave receiver (demodulator);

b) Circuitry for sampling the received signal;

c) Circuitry for splitting the sampled data to in-phase (I) and quadrature (Q) channels;

d) Circuitry for filtering each channels of step c) above with digital low-pass filters, said filters being matched to the transmitting filters at the master modem;

e) Circuitry for turning the master clock timing recovery into blind mode, by the steps of:

(1) Circuitry for sampling the filtered I and Q outputs at twice the symbol rate;

(2) Circuitry for extracting the lower and upper band edge components by modulating each of the sampled sequence of I and Q outputs of step (1) above with two discrete time sequences: $\cos(0.5\pi n) = \ldots,1,0,-1,0,\ldots$; $\sin(0.5\pi n) = \ldots,0,1,0,-1,\ldots$

(3) Circuitry for filtering the four resulting products with four first order low-

pass filters and re-sampling the results at the symbol rate;

(4) Circuitry for computing the real and imaginary parts of the spectral line vector using the products of step (3) above;

(5) Circuitry for filtering both the real and the imaginary parts of step (4) above, using one or more first order low-pass filter;

(6) Circuitry for normalizing the magnitude of the spectral line vector to unity using a suitable automatic gain control circuitry;

(7) Circuitry for extracting the phase of the spectral line vector from the normalized imaginary part of step (6) above;

(8) Circuitry for feeding the sampled imaginary part of step (7) above as a phase-error signal to a controller of a phase-locked loop (PLL), said PLL utilizing a frequency controlled clock oscillator, the frequency of which is tuned to track the frequency of the incoming symbols (the master modem clock frequency);

(9) Circuitry for converting the digital control word to analog control voltage supplied to the tracking oscillator of step (8) above, using a Digital to Analog Converter (DAC);

f) Circuitry for feeding the I and Q filtered outputs to a complex linear equalizer for coarse phase and amplitude error correction;

g) Circuitry for computing the symbol state data decisions using a slicer circuitry;

h) Fine equalizing the channel distortions by feeding the I and Q outputs of the slicer to a decision feedback equalizer, the outputs of which is extracted from the slicer I and Q inputs, respectively;

i) Circuitry for computing the extracted symbols error rate at the slicer outputs; and

j) Circuitry for switching from blind mode timing recovery to data directed timing recovery mode, once the error is reduced to less than a given BER.

13. A modem according to claim 12, further comprising (10) circuitry for accumulation to correct the control word supplied to the DAC by providing:

a) Circuitry for rounding the double precision control signal;

b) Circuitry for generation of an error signal between the double precision value and the rounded value;

c) Circuitry for accumulation of the error signal in a secondary accumulator;

d) Circuitry for adding the error signal to the output signal of the secondary accumulator;

e) Circuitry for comparing the result of step (d) above with half the value of the DAC's LSB;

f) Circuitry for compensating the rounded value according to the result of step (e) above and by:

(1) Circuitry for adding the value of the DAC's LSB to the accumulator output, if the output value is larger than half the value of the DAC's LSB; and

(2) Circuitry for subtracting the value of the DAC's LSB from the accumulator output, if the output value is smaller than half the value of the DAC's LSB.

14. A modem according to claim 12, comprising means for sampling at a sampling rate that is more than twice the symbol rate.

1/6



Fig. 1



Fig. 2A


Wire length=100m, Wire Diameter=0.35 to 0.6mm
Attenuation [dB]
Frequency [MHz]
0.35mm
0.40mm
0.50mm
0.60mm
0
2
4
6
8
10
12
14
0
5
10
15
20
25
30

Fig. 2B


Line impulse response
X10^-3
h_line
n (symbols)
2
1
0
-1
-2
-3
0
5
10
15
20
25
30

Fig. 3

Fig. 4

SAMPLING RATE
INPUT (SYMBOLS)
A/D
10
f_b
$\cos(\omega_0 n)$
$\sin(\omega_0 n)$
11
12
DIGITAL FILTER
I-CHANNEL
Q-CHANNEL
13
14
$2f_b$
15
COMPLEX LINEAR EQUALIZER
16
SLICER
18
DFE
17
I
Q
Reconstructed Symbols
Reconstructed Symbols
$\cos(n\frac{\pi}{2})$
$\sin(n\frac{\pi}{2})$
$\cos(\frac{\pi}{2}n)$
$\sin(n\frac{\pi}{2})$
LPF
21
22
23
24
λ_r
μ_r
λ_I
μ_I
Zr
Zi
SPECTRAL LINE COMPUTER
25
LPF
26
LPF
27
SPECTRAL LINE NORMALIZER
28
CONTROLLER
29
e(n)
D/A
31
30
40

Fig. 5A



Fig. 5B



Fig. 6



Fig. 7



Fig. 8

COMBINED DECLARATION AND POWER OF ATTORNEY

(Original, Design, National Stage of PCT, Divisional, Continuation or C-I-P Application)

As a below named inventor, I hereby declare that:
My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

"METHOD AND APPARATUS FOR CLOCK TIMING RECOVERY IN XDSL, PARTICULARLY VDSL MODEMS"

This declaration is of the following type:

[] original
[] design
[X] national stage of PCT.
[] divisional
[] continuation
[] continuation-in-part (C-I-P)

The specification of which: *(complete (a), (b), or (c))*

(a) [ ] is attached hereto.
(b) [X] was filed on September 12, 2000 as Application Serial No. 09/623,952 and was amended on *(if applicable).*
(c) [ ] was described and claimed in PCT International Application No. filed on and was amended on *(if applicable).*

Acknowledgement of Review of Papers and Duty of Candor

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of the subject matter claimed in this application in accordance with Title 37, Code of Federal Regulations § 1.56.

[ ] In compliance with this duty there is attached an information disclosure statement. 37 CFR 1.98.

Priority Claim

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or of any PCT International Application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT International Application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application on which priority is claimed

(complete (d) or (e))

(d) [ ] no such applications have been filed.
(e) [X] such applications have been filed as follows:

PRIOR FOREIGN/PCT APPLICATION(S) FILED WITHIN 12 MONTHS (6 MONTHS FOR DESIGN) PRIOR TO SAID APPLICATION				
COUNTRY	APPLICATION NO.	DATE OF FILING (day, month, year)	DATE OF ISSUE (day, month, year)	PRIORITY CLAIMED UNDER 35 USC 119
				[ ] YES NO [ ]
				[ ] YES NO [ ]
				[ ] YES NO [ ]
ALL FOREIGN APPLICATION[S], IF ANY, FILED MORE THAN 12 MONTHS (6 MONTHS FOR DESIGN) PRIOR TO SAID APPLICATION				
ISRAEL	123739	19-3-98		[X] YES NO [ ]
				[ ] YES NO [ ]
				[ ] YES NO [ ]

Claim for Benefit of Prior U.S. Provisional Application(s)

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

Provisional Application Number	Filing Date

Claim for Benefit of Earlier U.S./PCT Application(s) under 35 U.S.C. 120

(complete this part only if this is a divisional, continuation or C-I-P application)

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCT international application(s) designating the United States of America that is/are listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) in the manner provided by the first paragraph of Title 35, United States Code § 112, I acknowledge the duty to disclose information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application(s) and the national or PCT international filing date of this application:

PCT/IL99/00154 March 18, 1999

(Application Serial No.) (Filing Date) (Status) (patented, pending, abandoned)

(Application Serial No.) (Filing Date) (Status) (patented, pending, abandoned)

Power of Attorney

As a named inventor, I hereby appoint Dana M. Raymond, Reg. No. 18,540; Frederick C. Carver, Reg. No. 17,021; Francis J. Hone, Reg. No. 18,662; Joseph D. Garon, Reg. No. 20,420; Arthur S. Tenser, Reg. No. 18,839; Ronald B. Hildreth, Reg. No. 19,498; Thomas R. Nesbitt, Jr., Reg. No. 22,075; Robert Neuner, Reg. No. 24,316; Richard G. Berkley, Reg. No. 25,465; Richard S. Clark, Reg. No. 26,154; Bradley B. Geist, Reg. No. 27,551; James J. Maune, Reg. No. 26,946; John D. Murnane, Reg. No. 29,836; Henry Tang, Reg. No. 29,705; Robert C. Scheinfeld, Reg. No. 31,300; John A. Fogarty, Jr., Reg. No. 22,348; Louis S. Sorell, Reg. No. 32,439; Rochelle K. Seide Reg. No. 32,300; Gary M. Butter, Reg. No. 33,841; Marta E. Delsignore, Reg. No. 32,689; and Lisa B. Kole, Reg. No. 35,225 of the firm of BAKER BOTTS L.L.P., with offices at 30 Rockefeller Plaza, New York, New York 10112, as attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith

SEND CORRESPONDENCE TO:	DIRECT TELEPHONE CALLS TO:
BAKER BOTTS L.L.P. 30 ROCKEFELLER PLAZA, NEW YORK, N.Y. 10112 CUSTOMER NUMBER: 21003	BAKER BOTTS L.L.P. (212) 705-5000

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section

1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF SOLE OR FIRST INVENTOR	LAST NAME PORAT	FIRST NAME BOAZ	MIDDLE NAME	
RESIDENCE & CITIZENSHIP	CITY HAIFA ISR	STATE or FOREIGN COUNTRY ISRAEL	COUNTRY OF CITIZENSHIP ISRAEL	
POST OFFICE ADDRESS	POST OFFICE ADDRESS 93 SHIMSHON STREET	CITY HAIFA	STATE or COUNTRY ISRAEL	ZIP CODE 34678
DATE 12.12.00	SIGNATURE OF INVENTOR Boaz Porat			
FULL NAME OF SECOND JOINT INVENTOR, IF ANY	LAST NAME HARPAK	FIRST NAME AMNON	MIDDLE NAME	
RESIDENCE & CITIZENSHIP	CITY HOLON ISR	STATE or FOREIGN COUNTRY ISRAEL	COUNTRY OF CITIZENSHIP ISRAEL	
POST OFFICE ADDRESS	POST OFFICE ADDRESS 62 MOSHE DAYAN STREET	CITY HOLON	STATE or COUNTRY ISRAEL	ZIP CODE 58671
DATE 12.12.00	SIGNATURE OF INVENTOR Harpak Amnon			
FULL NAME OF THIRD JOINT INVENTOR, IF ANY	LAST NAME PELEG	FIRST NAME SHIMON	MIDDLE NAME	
RESIDENCE & CITIZENSHIP	CITY HOD-HASHARON ISR	STATE or FOREIGN COUNTRY ISRAEL	COUNTRY OF CITIZENSHIP ISRAEL	
POST OFFICE ADDRESS	POST OFFICE ADDRESS 11 ANCHILEVICH STREET	CITY HOD-HASHARON	STATE or COUNTRY ISRAEL	ZIP CODE 45285
DATE 21-NOV-00	SIGNATURE OF INVENTOR Shimon Peleg			
FULL NAME OF FOURTH JOINT INVENTOR, IF ANY	LAST NAME	FIRST NAME	MIDDLE NAME	
RESIDENCE & CITIZENSHIP	CITY	STATE or FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP	
POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE or COUNTRY	ZIP CODE
DATE	SIGNATURE OF INVENTOR			
FULL NAME OF FIFTH JOINT INVENTOR, IF ANY	LAST NAME	FIRST NAME	MIDDLE NAME	
RESIDENCE & CITIZENSHIP	CITY	STATE or FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP	
POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE or COUNTRY	ZIP CODE
DATE	SIGNATURE OF INVENTOR			
FULL NAME OF SIXTH JOINT INVENTOR, IF ANY	LAST NAME	FIRST NAME	MIDDLE NAME	
RESIDENCE & CITIZENSHIP	CITY	STATE or FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP	
POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE or COUNTRY	ZIP CODE
DATE	SIGNATURE OF INVENTOR			